How Semiconductor Engineers Use iPhone Notes for Fab Process Work
Semiconductor engineers manage process flows, yield analysis, and failure investigations across complex multi-layer fabrication sequences. Here is how iPhone notes capture the process split decisions and failure analysis hypotheses that drive yield improvement.
Semiconductor fabrication is the most complex manufacturing process humans have ever developed. A modern logic device requires 500-1000 individual process steps across dozens of specialized tools, with defect densities measured in parts per billion. Engineers who document their observations and analytical reasoning build the institutional knowledge that sustains yield improvement programs.
Why Semiconductor Engineers Need Systematic Notes
A process engineer responsible for a deposition module may be simultaneously troubleshooting a particle contamination event, characterizing a new precursor chemical, and supporting a yield excursion root cause analysis. These threads all require detailed notes because fab decisions made without documented rationale get repeated when personnel turn over or when the same excursion recurs six months later.
Process Split Notes
Designed experiments in semiconductor fabrication use splits — wafers processed with intentional variations:
- Split ID — lot number, wafer map, which wafers received which condition
- Parameter changed — temperature, pressure, time, gas flow, power
- Target change — what property you're optimizing
- Baseline condition — what the standard process looks like
- Metrology plan — what measurements will characterize the result
- Results — electrical or physical measurements with split comparison
Process split notes create the experimental record that justifies process changes to manufacturing.
Electrical Test Notes
Wafer-level electrical testing reveals device performance:
- Test structure — MOSFET, ring oscillator, SRAM bit cell, contact chain
- Key parameters — Vt, IDSAT, IDLIN, SS, DIBL for transistors; sheet resistance for contacts
- Statistical summary — mean, sigma, wafer map uniformity
- Anomalies — tail bits, wafer-to-wafer variation, lot-to-lot trends
- Equipment used — prober, parametric test system
- Test conditions — temperature, sweep range
Electrical test notes connect physical process changes to device performance outcomes.
Yield Analysis Notes
Yield improvement requires systematic analysis:
- Yield data source — wafer sort, final test, reliability screen
- Yield loss mechanism — random defects, systematic fails, parametric fails
- Defect density estimate — from yield-area analysis (Poisson model)
- Spatial analysis — wafer edge effect, hot spots, radial gradients
- Correlation to process parameters — which process step correlates to yield loss
- Root cause hypothesis — most likely physical mechanism
Yield analysis notes track the investigation from symptom to root cause.
Failure Analysis Notes
When devices fail during testing or reliability:
- Failure mode — short, open, leakage, parametric
- Electrical signature — I-V curve, resistance measurement
- Physical localization — emission microscopy, OBIRCH, nanoprobe
- Cross-section preparation — FIB location, TEM lamella preparation
- Physical failure mechanism — what the cross-section revealed
- Root cause and corrective action
Failure analysis notes document the detective work behind each corrective action, preventing recurrence.
Equipment Notes
Process tools have personalities:
- Tool ID — which tool in the fleet
- Known issues — particle sources, temperature non-uniformity, wafer-to-wafer repeatability
- Maintenance history — when last serviced, what was changed
- Performance trends — drifting parameters, degrading uniformity
- Tool qualification status — qual wafers passed/failed
Equipment notes accumulated over months reveal trends that aren't visible in any single data point.
Reliability Testing Notes
Long-term device reliability:
- Stress condition — HTOL, NBTI, HCI, EM, TDDB — voltage, temperature, time
- Sample plan — number of devices, lot diversity
- Interim readout data — parameter drift at each readout
- Failure time distribution — Weibull or lognormal fit
- Activation energy — for Arrhenius acceleration
Reliability notes support qualification decisions that determine whether a process is ready for production.
FAQ
Q: How do I note an unexpected excursion during production? A: Immediately note the lot numbers affected, the process step where anomaly was detected, the measurement that flagged it, and the containment action taken. Timing is critical — excursion notes written hours later lose fidelity.
Q: What about notes on process of record changes? A: POR changes are controlled documents, but your personal notes on why a change was made, what experiments supported it, and who approved it provide context the formal documents often lack.
Q: How do I note cross-fab learnings when I move between sites? A: Keep notes on transferable learnings (generic — not IP-controlled) — which approaches worked for common problems, what to avoid, lessons from previous programs. These accelerate productivity at a new site.
Q: Should I note tool alarm responses? A: Yes, especially novel or ambiguous alarms. Note the tool state, alarm code, your response, and the outcome. Repeated alarm patterns that precede failures are discoverable only through notes.
Q: How do I document statistical process control observations? A: A control chart observation note when you see a trend, run, or out-of-control point — what parameter, what action you took, and the process response. SPC notes build understanding of parameter sensitivities.
Q: Can I note competitive intelligence from published literature? A: Published process details from academic literature, patent applications, and conference papers are legitimate sources. Note what competitors are disclosing about their process approaches — it informs your own development strategy.
Related Reading
- How process engineers use iPhone notes for manufacturing
- How battery engineers use iPhone notes for development
- How quality engineers use iPhone notes for compliance
- How researchers document scientific findings
Sources
- IEEE Electron Devices Society, semiconductor device characterization standards
- SEMI standards organization, fab process documentation practices
- International Roadmap for Devices and Systems (IRDS), technical working group guides
Taha built Némos after years of losing screenshots and voice memos across a dozen apps. He writes about on-device AI, personal knowledge management, and building privacy-first tools for iPhone.
@nemosapp
Stop losing things you save.
Némos remembers every screenshot, voice memo, link, and note — and surfaces them when you need them. Free, private, on-device AI.
No credit card · iOS launch Q3 2026 · We'll email you when it's live